What is an LUT in FPGA? - Electrical Engineering Stack Exchange